Intel 80186

Article on other languages:

• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186_y_80188
• Intel_80186
• 인텔_80186
• Intel_80186
• 80186_(מעבד)
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186
• Intel_80186

	del.icio.us
	Digg
	Furl
	Reddit
	Rojo
	Add to OnlyWire

Intel 80186 Central processing unit
An Intel 80186 Microprocessor
Produced:	From 1982 to present (the CMOS version)
Manufacturer:	Intel
Max CPU clock:	6 MHz to 12 MHz
Instruction set:	x86-16
Package:	68-pin

The 80186 architecture.

The 80186 is a microprocessor that was developed by Intel circa 1982. The 80186 was an improvement on the Intel 8086 and Intel 8088. As with the 8086, it had a 16-bit external bus and was also available as the Intel 80188, with an 8-bit external data bus. The initial clock rate of the 80186 and 80188 was 6 MHz, but due to more hardware (in place of microcode) some of the individual instructions ran 10-20 times faster than on an 8086 at the same clock frequency. On the average, it ran at 1 million instructions per second. [1]

They were generally used as embedded processors (roughly comparable to microcontrollers). They were not used in many personal computers, but there were some notable exceptions: the Mindset, the Siemens PC-D (the first DOS PC line of Siemens, with MS-DOS v2.11), the Compis (a Swedish school computer), the RM Nimbus (a British school computer), the Unisys ICON (a Canadian school computer), ORB Computer by ABS, the HP 200lx, the Tandy 2000 desktop (a somewhat PC-compatible workstation featuring particularly sharp graphics for its day) and the Philips "Yes". Another British computer manufacturer, Acorn, created a plug-in second processor that contained the 80188 chip along with assorted support chips and 512 KB of RAM – hence the Master 512 system.

One major function of the 80186/80188 series was to reduce the number of chips required by including features such as a DMA controller, interrupt controller, timers, and chip select logic.

New instructions were introduced as follows:

ENTER  Make stack frame for procedure parameters
LEAVE  High-level procedure exit
PUSHA  Push all general registers
POPA   Pop all general registers
BOUND  Check array index against bounds
UD2    Generate invalid opcode exception
INS    Input from port to string
OUTS   Output string to port

External links

• Intel's Official Page for the 80186
• Intel 80186/80188 images and descriptions at cpu-collection.de
• Scan of the Intel 80186 data book at datasheetarchive.com
• Intel Microprocessor History

This article was originally based on material from the Free On-line Dictionary of Computing, which is licensed under the GFDL.