VIA C3

Article on other languages:

• VIA_C3
• VIA_C3
• VIA_C3
• VIA_C3
• VIA_C3
• 비아_C3
• VIA_C3
• VIA_C3
• VIA_C3

	del.icio.us
	Digg
	Furl
	Reddit
	Rojo
	Add to OnlyWire

C3
Central processing unit

Produced	2001
Common manufacturer(s)	VIA
Max CPU clock	700 MHz to 1.4 GHz
FSB speeds	100 MHz to 133 MHz
Min feature size	0.13 µm to 0.15 µm
Instruction set	x86
Socket(s)	Socket 370
Core name(s)	Samuel 2 (C5B) Ezra (C5C) Ezra-T (C5N) Nehemiah (C5XL) Nehemiah (C5P)

The VIA C3 is a family of x86 central processing units for personal computers designed by Centaur Technology and sold by VIA Technologies. The different CPU cores are built following the design methodology of Centaur Technology.

Samuel 2 and Ezra cores

VIA Cyrix III was renamed VIA C3 with the switch to the advanced "Samuel 2" (C5B) core. The addition of an on-die L2 cache improved performance somewhat.^[1] As it was not built upon Cyrix technology at all, the new name was just a logical step. To improve power consumption and reduce manufacturing costs, Samuel 2 was produced with 150 nm process technology.

The VIA C3 processor continued an emphasis on minimizing power consumption with the next die shrink to a mixed 130/150 nm process. "Ezra" (C5C) and "Ezra-T" (C5N) were only new revisions of the "Samuel 2" core with some minor modifications to the bus protocol of "Ezra-T" to match compatibility with Intel's Pentium III "Tualatin" cores. VIA enjoyed the lowest power usage in the x86 CPU market for several years. Performance, however, fell behind due to the lack of improvements to the design.^[2]

Uniquely, the retail C3 CPU shipped inside a metal tin.^[2]

Nehemiah cores

The "Nehemiah" (C5XL) was a major core revision. At the time, VIA's marketing efforts did not fully reflect the changes that had taken place. The company addressed numerous design shortcomings of the older cores, including incomplete MMX compatibility and the half-speed FPU. The number of pipeline stages was increased from 12 to 16, to allow for continued increases in clock speed. Additionally, it implemented support for the cmov instruction, making it a 686-class processor. The Linux kernel refers to this core as the C3-2. It also removes 3DNow! instructions in favour of implementing SSE. However, it was still based upon the aging Socket 370, running the single data rate front side bus at just 133 MHz.

Because the embedded system marketplace prefers low-power, low-cost CPU designs, VIA began targeting this segment more aggressively because the C3 fit those traits rather well. Centaur Technology concentrated on adding features attractive to the embedded marketplace. An example built into the first "Nehemiah" (C5XL) core were the twin hardware random number generators. (These generators are erroneously called “quantum-based” in VIA's marketing literature. Detailed analysis of the generator makes it clear that the source of randomness is thermal, not quantum.^[3])

The "C5P" revision of "Nehemiah" brought with it a few more advancements, including a high-performance AES encryption engine along with a notably small ball grid array chip package the size of a US 1 cent coin.

Technical information

Comparative die size

Roadmap changes

C7 Processor

The C7 Processor offers RoHS, carbon neutral, and evolutionary architecture changes from the Nehemiah core. Please see the article on VIA C7.

C4 Processor

VIA planned a C4 processor at one point.^{[citation needed]} This processor never came to be. At one point, the VIA roadmap predicted 3 GHz by Q4 2003^{[citation needed]} based upon the VIA C4. Instead VIA continued to sell their "Nehemiah" cores as VIA C3. The nanoBGA C3 package was discontinued, reportedly because at a mere 15mm by 15mm, it was so small manufacturers had problems designing motherboards to support it.^{[citation needed]}

Antaur Processor

In September 2004, VIA announced a change of naming policy, placing all their processors in the VIA C3 or VIA C7 category, with an M suffix for mobile devices. So Antaur which was the product name for mobile version of the VIA C3 is now called VIA C3-M. It is clocked at 1000 MHz and has a TDP of 11 Watts.^{[citation needed]}

Design methodology

A sub-notebook utilising a VIA Nehemiah C3 processor

While slower than x86 CPUs being sold by AMD and Intel, both in absolute terms and on a clock for clock basis, VIA's chips are much smaller, cheaper to manufacture, and lower power. This makes them highly attractive in the embedded marketplace, and increasingly in the mobile sector as well.

This has also enabled VIA to continue to scale the frequencies of their chips with each manufacturing process die shrink, while competitive products from Intel (such as the P4 Prescott) have encountered severe thermal management issues, although the new Intel Core generation of chips are substantially cooler.

To this extent, the performance gap that used to exist between VIA and competing x86 chips is still wide, but starting to narrow. Some of the design trade offs made by the VIA design team are worthy of study, as they run contrary to accepted wisdom.

C3

• Because memory performance is the limiting factor in many benchmarks, VIA processors implement large primary caches, large TLBs, and aggressive prefetching, among other enhancements. While these features are not unique to VIA, memory access optimization is one area where they have not dropped features to save die space.

• Clock frequency is in general terms favored over increasing instructions per cycle. Complex features such as out-of-order instruction execution are deliberately not implemented, because they impact the ability to increase the clock rate, require a lot of extra die space and power, and have little impact on performance in several common application scenarios.

• The pipeline is arranged to provide one-clock execution of the heavily used register–memory and memory–register forms of x86 instructions. Several frequently used instructions require fewer pipeline clocks than on other x86 processors.

• Infrequently used x86 instructions are implemented in microcode and emulated. This saves die space and reduces power consumption. The impact upon the majority of real world application scenarios is minimized.

• These design guidelines are derivative from the original RISC advocates, who stated a smaller set of instructions, better optimized, would deliver faster overall CPU performance. As it makes heavy use of memory operands, both as source and destination, the C3 design itself cannot qualify as RISC however.

Business

Contracts

VIA’s embedded platform products have reportedly (2005) been adopted in Nissan’s car series^[4], the Lafesta, Murano, and Presage. These and other high volume industrial applications are starting to generate big profits for VIA as the small form factor and low power advantages close embedded deals.

Legal issues

On the basis of the IDT Centaur acquisition,^[5] VIA appears to have come into possession of at least three patents, which cover key aspects of processor technology used by Intel. On the basis of the negotiating leverage these patents offered, in 2003 VIA arrived at an agreement with Intel that allowed for a ten year patent cross license, enabling VIA to continue to design and manufacture x86 compatible CPUs. VIA was also granted a three year period of grace in which it could continue to use Intel socket infrastructure.

See also

• List of VIA C3 microprocessors
• List of VIA Eden microprocessors
• List of VIA microprocessors

References

External links

• VIA-C3-Nehemiah review
• VIA C3 Gold CPU - 1 GHz
• VIA's Small & Quiet Eden Platform
• GHz_processor_review/ VIA C3 1 GHz Processor Review
• BlueSmoke - Review : VIA C3 Processor
• http://www.cpushack.net/VIA.html
• http://www.sandpile.org/impl/c5.htm
• http://www.sandpile.org/impl/c5xl.htm